

CSI7: A Modified Three-Phase Current-Source Inverter for Modular Photovoltaic Applications

Emilio Lorenzani, *Member, IEEE*, Fabio Immovilli, *Member, IEEE*, Giovanni Migliazza, Matteo Frigieri, Claudio Bianchini, *Member, IEEE*, and Matteo Davoli

Abstract—This paper analyzes the performance of a grid-tied, wide power range, transformerless, modified three-phase current-source inverter (CSI), named CSI7. The CSI7 topology is here analyzed along with a suitable space vector modulation strategy able to attenuate the excitation of the output CL filter. The theoretical analysis and simple analytic expressions highlighted the performance and limitations of the topology when employed as a single-stage photovoltaic (PV) inverter, with a particular emphasis on injected grid current distortion and ground leakage current values. The inverter wide input range allows interfacing PV strings of different module count with a simple closed-loop control. The principle of operation and control is described; the viability of the CSI7 topology was assessed with simulations and extensive experiments on a full-size laboratory prototype.

Index Terms—Current-source inverter (CSI), ground leakage current, photovoltaic (PV) power systems, renewable energy sources.

I. INTRODUCTION

SOLAR photovoltaic (PV) market share has grown significantly during the last decade, reaching widespread application. Especially, in large PV plants with centralized converters, the series/parallel connecting of numerous PV modules in long strings invariably led to maximum power point (MPP) mismatch losses, mainly due to manufacturing tolerances or partial shading. To overcome this situation, different individual converters can be attached to a string with a reduced number of PV modules to attain better maximum power point tracking (MPPT). A more radical approach is to integrate a miniaturized dc–ac inverter into each PV module, obtaining a module-integrated converter (MIC). In the literature, grid-tied PV plants with distributed converters were proposed, either with common dc bus or with common ac bus. A decentralized modular PV installation with

string inverters (SIs) connected to a common three-phase distribution network has many benefits: the principal one being the use of standard cost-effective components and cables typical of industrial installations. A common dc bus on the contrary would require special switchgear, expensive dc safety disconnectors, and fuses, rated for dc voltages greater than 400 V.

Devices currently on the market have shown that conversion efficiency and reliability are the main issues. To avoid maintenance costs and loss of production, the expected lifespan of the PV SI should be equal to that of the PV modules (e.g., 20+ years). This is the most challenging requisite because the electronic circuit is typically installed in a harsh environment with high operating temperature and is subjected to thermal cycling.

In the case of inverter architecture for PV grid interfacing, it is possible to identify two main converter topologies: voltage-source inverter (VSI) and current-source inverter (CSI). The former one is the actual state of the art for module-integrated inverters, while the latter one is a well-known topology usually employed in medium-voltage high-power electric drives. A comparison of the efficiency of traditional VSI and CSI was presented in [1]. The VSI topology presents higher efficiency and fewer semiconductor devices respect to the CSI, but it presents typically also a reduced lifetime because of the presence of electrolytic capacitors as a power decoupling feature.

The present work concerns the performance analysis of a modified CSI topology applied to three-phase grid-connected converters for PV power generation.

Because the power decoupling component is an inductor, this architecture poses some critical issues during shutdown, as the input current cannot be instantaneously set to zero. Care must be taken especially in the case of sudden power outages: some countermeasures to avoid dangerous voltage spikes on the dc link are suggested in [2]. Alternatively, in the indicated modular installation, the PV CSI SI can short circuit the PV input indefinitely as close to the PV modules as possible, thus reducing virtually to zero the string voltage. This feature could prove useful in the case of emergency, such as in the event of fire: in the case of a centralized inverter, opening the dc disconnector located at the inverter input would leave the full generator voltage still active on the dc line between the PV modules and the inverter, posing shock hazard to the emergency response teams.

Apart from this, the CSI topology can offer some advantages when employed in PV applications: it is a single-stage architecture, thanks to its inherent boost capability; it draws a smooth dc

Manuscript received September 13, 2016; revised December 13, 2016; accepted January 29, 2017. Date of publication February 23, 2017; date of current version June 9, 2017.

E. Lorenzani, F. Immovilli, G. Migliazza, C. Bianchini, and M. Davoli are with the Department of Sciences and Methods for Engineering, University of Modena and Reggio Emilia, 42121 Reggio Emilia, Italy (e-mail: emilio.lorenzani@unimore.it; fabio.immovilli@unimore.it; giovanni.migliazza@unimore.it; claudio.bianchini@unimore.it; matteo.davoli@unimore.it).

M. Frigieri is with Raw Power SRL, 42122 Reggio Emilia, Italy (e-mail: matteo.frigieri@rawpowergroup.it).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TIE.2017.2674595

current from the PV modules, reducing their stresses; injected current is directly controlled; and the energy storage component is an inductor, characterized by superior ruggedness and longer lifetime, especially when compared to electrolytic capacitors.

The design exploits CSI inherent step-up capability to obtain a single-stage power interfacing between the low-voltage PV input and the high-voltage output, fed into the distribution grid. Compared to the traditional VSI architecture, the investigated architecture allows for a greater input voltage range in a single-stage topology, also allowing for a wide power range operation with given devices.

The use of space vector modulation (SVM) for grid-tied CSI converters was described in [3]. Modeling of CSI converters for PV applications is reported in [4]. The effect of common-mode voltage was analyzed in [5], where a solution was presented to be able to ideally suppress the ground leakage current. The use of a CSI architecture with an additional switch was also employed in single phase architectures [6], [7].

The CSI topology applied to MICs has been previously investigated in [1] and [8], suggesting the use in conjunction with dedicated high-voltage solar modules, as well as adopting various solutions to overcome undesired common-mode voltage variations. The well-established method to reduce common-mode voltage variations in the traditional CSI topology relies on avoiding the zero vectors at the price of modulation index limitation and presence of output bipolar current pulses. Another solution is a proper selection of the zero vectors [8].

Multilevel CSI solutions were recently analyzed in [9] and [10] and also with the possibility of a field-programmable gate array control [11], but the cost and complexity of this solutions do not seem to be adapted for low-power applications. In addition to that, no output common-mode voltage variations are taken into account in these works in order to limit the ground leakage current.

The present work describes the implementation of a CSI topology, named CSI7, particularly suitable to operate with high step-up voltage ratio, and hence with low-voltage low-module count strings. A suitable SVM strategy was developed in order to minimize the total harmonic distortion (THD) of the injected grid-current and conduction power losses. Moreover, a simple loop control was identified to control the PV power converter in MPPT operation. The CSI topology with an additional leg was first introduced in [12] to allow pulse width modulation (PWM) of SCR converters: the additional GTO switch on the fourth leg was used to switch OFF the SCRs. The same topology was employed in an ac/dc configuration as a controlled rectifier stage for three-phase power converters. In these configurations, a diode is employed as the additional switch together with an optimized switching pattern aimed at minimizing switching losses, ripple values, and mains current quality [13]–[15].

Recent works investigated the potential to add a fourth leg in the traditional CSI topology constituted of a simple series of two reverse-blocking switches. In [16] and [17], the fourth leg in CSI converters is exploited to provide a fourth switch configuration able to produce a zero vector in order to reduce the common-mode voltage variations. In [18], the midpoint of the four leg was connected to the neutral of the three-phase grid and to the midpoint of a voltage divider made of two capacitors in




Fig. 1. Three-phase CSI7 topology.

series. In this way, the ground voltage across the PV parasitic capacitance is theoretically constant and no ground leakage current arises. However, this solution presents some disadvantages, such as the current circulation in the neutral connection wire and, therefore, an inferior performance in terms of efficiency and THD of the phase currents. In addition, the balancing of the capacitor voltage divider is not guaranteed.

The CSI topology with an additional switch (CSI7) was also presented in [19] for PV-grid-connected converters and in [20] for stand-alone applications with a particular emphasis on the reduction of switching power losses. With respect to these previous works, this paper presents an improved description of the CSI7 solution, highlighting the ability to operate without the use of the blocking diode on the additional switch and the impact on reducing ground leakage current. In particular, the experimental validation assesses the CSI7 architecture and associated adopted SVM in terms of injected current distortion and ground leakage current mitigation.

The following sections detail the research work and the experimental assessment that was carried out for the CSI7 topology with the selected SVM. After a brief recall of the standard SVM for CSI converters, Section II presents the CSI7 topology and associated PWM switching strategy together with the simple power converter control. Section III reports the simulation results for the CSI7 topology in MATLAB/Simulink environment, with different SVMs. Section IV details the experimental setup and the results obtained on a full-size laboratory prototype during grid-tied operation. The same section shows a comparison between simulations and experiments in order to validate the theoretical assumptions. Section V reports a brief comparison between different SVMs, followed by the conclusion.

II. CSI FOR PV GRID-CONNECTED SYSTEMS

A. CSI Topology

Fig. 1 shows the CSI7 topology for the three-phase CSI for PV string converter applications. With respect to the classic CSI topology, in the CSI7 topology, there is an additional power switch: S_7 . This additional power switch, together with a suitable PWM strategy, allows us to strongly decrease the conduction power losses of the main power switches and also limit the distortion due to commutation glitches, as it will be explained in the following. In the meantime, the ground leakage current can also be reduced, thanks to the presence of this additional switch.




Fig. 2. SV representation.

The CSI topology is characterized by higher semiconductor power losses with respect to VSI topologies [21], especially in the case of high step-up voltage operation. In fact, the six power switches (made by series-connected MOSFETs + diodes; see Fig. 1) constituting the classic CSI topology must withstand both the dc output current of the PV panel and the high voltage of the grid. The resulting conduction power losses are quite high, since, at any given time, the input dc-link current flows always through two power switches and two diodes. Therefore, efficiency of the CSI improves as the dc input voltage increases. Semiconductor power losses remain virtually unchanged in the presence of a very large variation of the input dc voltage, depending only on the dc input current value.

Since, in this work, the CSI is used in a PV string converter application, the conduction power losses would be intrinsically very high. The introduction of the power switch S_7 allows us to reduce the number of power semiconductors in series during the short circuit of the input dc inductance from four devices to only one. If a high step-up voltage ratio is required, this short-circuit time is a very large fraction of the total PWM period.

With reference to the space (state) vector representation of Fig. 2, the six power switches S_1 – S_6 can be driven as in a classic CSI solution when the converter applies the six active (nonzero) space vectors (SVs), I_1 – I_6 (see [22]).

Null vectors are traditionally obtained by short circuiting the dc link through a leg short circuit. In the CSI7 solution, these null vectors are not employed: the null state vector is created by switching ON the additional power switch S_7 . All the active SVs are defined by the switch configuration S_1 – S_6 of the bridge (where 1 = conducting).

With reference to the same figure, any given current reference vector I_{ref} is obtained as a time-weighted linear combination of the switching vectors of the corresponding sector (or sextant): t_a and t_b for the two active SVs and t_z for the null state vector (d_a and d_b represent simply the normalized time intervals with respect to the switching period T_s)

$$\begin{cases} t_a = d_a T_s \\ t_b = d_b T_s \\ t_z = T_s - (t_a + t_b). \end{cases} \quad (1)$$




Fig. 3. Grid phase voltages with sector numbers of the SV current in the case of unity power factor.




Fig. 4. Power factor operation range to guarantee a positive voltage across S_7 during sector I.

The angle θ_1 is used for the computation of the dwell time intervals t_a and t_b , while θ_{SV1} is the angle of the current SV I_{ref} , which is used to compare it with the angle of the grid voltage SV $\vec{V}_g$, named θ_g .

The SV of the grid voltage can be represented as $\vec{V}_g = V_g e^{j\omega t} = j\theta_g$, while the SV of the injected current is $\vec{I}_{ref} = I_{ref}^{j\theta_{SV1}}$. When the converter works in unity power factor operation, $\theta_g = \theta_{SV1}$.

In the CSI7 topology, shown in Fig. 1, a simple power switch [MOSFET or insulated-gate bipolar transistor (IGBT)] without a diode in series for S_7 can be adopted only if the voltage across it is always positive from the drain (collector) to the source (emitter). Fig. 3 shows the instantaneous phase voltages and the respective SV sectors of current SV when the CSI7 operates at unity power factor. Fig. 4 details the instantaneous values of the line-to-line voltages v_{uv} and v_{uw} for sector I. The following analysis is conducted for sector I, but the assumptions are valid also for the other SV sectors. The evolution of line-to-line voltages during sector I of the SV current is fundamental in order to understand the circumstances leading to a negative voltage applied across switch S_7 , whereas a diode must be inserted in series.

During sector I, with power factor (PF) = 1, the two active vectors applied are I1 (S_1 and S_6 ON) and I6 (S_1 and S_4 ON). During the application of these two switch configurations, the voltage across switch S_7 is, respectively, equal to voltages v_{uv} (I1) and v_{uw} (I6) plus two voltage drops across the inductive part (L) of the output filter. It is important to point out that during the active vectors, the inductive voltage drops determine a positive incremental contribution of the voltage across S_7 , and therefore, neglecting these voltage drops represents a worst-case scenario in order to find the operating condition range, in which this condition is satisfied.

Fig. 4 not only shows that the line-to-line voltages v_{uv} and v_{uw} are positive in the case of unity power factor but also that there is a phase margin equal to $+\pi/6$ and $-\pi/6$ between the SVs of the grid voltage and the injected grid current, $\phi = \theta_g - \theta_{SVI}$, in which the voltage across S_7 is still positive. This implies that the CSI7 converter can operate with a simple switch for S_7 (without the diode in series) with a PF that can decrease down to 0.866, thus giving the capability for a reasonable amount of inductive and capacitive reactive power injection.

B. Current SVM

To maintain linearity, the SV space of Fig. 2 is limited to the inner circle of the hexagon; hence, the modulation index value ($m = |I_{ref}|/I_{DC}$) is restricted to $0 \leq m \leq \sqrt{3}/2$. Different SV sequences are available, from basic ones [23] to more sophisticated ones, aiming at minimizing switch commutations and switching losses or at reducing distortion in supply current [24]. The PWM strategy to be implemented should:

- 1) guarantee overlap times between CSI commutations to avoid voltage spikes on the dc link;
- 2) avoid glitch generation by the PWM strategy during sextants changes;
- 3) minimize THD of the injected current;
- 4) minimize ground leakage current caused by the common-mode voltage on the input terminal;
- 5) minimize power losses.

Because the output filter is an CL-type filter, which has a lightly damped second-order characteristic, it shows a lightly damped resonant behavior: output glitches and spectral components at the resonant frequency can cause the output filter to ring. This glitch effect can be attenuated using an active damping as presented in [25] and [26]. In the present work, instead of implementing passive or active damping solutions for CL resonance of the output filter, the modulation that was identified aims at minimizing the excitation of the output CL filter by avoiding glitch generation. Glitches can be caused during the transition of the current SV from one SV sextant to the adjacent or by an undesired path of the output current of CSI due to the introduction of overlap times.

The first cause of glitch generation can be eliminated with an accurate choice of SV sequence for every sextant in order to avoid the consecutive application of the same active state vector at the end of one sextant and at the beginning of the next as well as avoiding transition between two active state vectors that are more than $\pi/3$ apart.

The second cause is eliminated with the introduction of the power switch S_7 since the overlap time between an active state vector and a null state vector is obtained by widening its ON time, i.e., leading and lagging the ON state with respect to the other active state transitions. The overlap time in CSI inverter modulation is required in order to avoid momentary dc input inductor open circuit, a condition symmetrical to dead time introduction in VSI inverter modulation.

In CSI operation, an overlap time t_{ov} is needed for safe commutations between current SVs. This overlap time causes distortion in the injected current waveforms if it is not accurately




Fig. 5. Alternated sequence; details of commutation sequence for even and odd sextants to avoid glitch generation.




Fig. 6. Alternated sequence—overlap time t_{ov} effect (scale exaggerated for demonstration purpose).

compensated. Since the application described in this paper requires a high boost factor, the modulation index m is so low (this assumption will be detailed in the following section) that it makes difficult any finer subdivision of the active times t_a and t_b .

An effective overlap time compensation can be obtained only if every active state vector is separated from the others by the null state vector, which represents the dominant state vector during overlapping. The SV sequence that satisfies these requirements is described in Fig. 5, and is named alternated sequence. The figure shows two different SV sequences: one for odd and one for even sextants. The change in the commutation order is required to eliminate glitches during sextant transitions, as explained earlier.

The power switch S_7 , besides ensuring a strong reduction of conduction power losses, also helps to avoid glitches generation since it is the only contributor to null state vector generation, because S_7 conduction voltage drop is lower than the other reverse-blocking switches (a transistor with a series-connected diode). By using S_7 together with the alternate commutation sequence, the overlap time ensures that S_7 is active during every turn-on and turn-off transient of the reverse-blocking switches (S_1 – S_6). This ensures that all the commutations of S_1 – S_6 happen under zero current (ZCS), as all the input dc current flows on S_7 . Under these operating conditions, S_7 is the only device operating with hard switching.

Fig. 6 shows the effect of the overlap time t_{ov} on the commutation strategy. The overlap time is introduced as the firing signal of power switch S_7 . Because the null state is dominant with respect to other active states, the effective active vector times for the alternated sequence are

$$\begin{cases} t'_a = t_a - 2t_{ov} \\ t'_b = t_b - 2t_{ov} \end{cases} \quad (2)$$

The SV modulation times t_a and t_b were compensated accordingly, by adding $2t_{ov}$ to them.

Another important issue that has to be taken into account in PV transformerless topologies is the ground leakage current, which is mainly caused by the part of common-mode voltage variation introduced by the power converter operation [27].

With respect to traditional topologies, the CSI7 solution is also able to reduce the ground leakage current flowing through the parasitic capacitance between the PV panels and the ground.

In the CSI7 topology, shown in Fig. 1, the common-mode voltage can be computed using the neutral connection of the three-phase grid voltage as voltage reference [see (3)]

$$v_{cm} = \frac{V_{P0} + V_{N0}}{2}. \quad (3)$$

This way, the instant values of the common-mode voltage during every active switch configuration can be easily computed: $-v_v/2$ for vector I1, $-v_u/2$ for vector I2, $-v_w/2$ for vector I3, and so on. These instantaneous values are the same in the case of both the traditional CSI topology and the CSI7 solution. The advantage of the latter is that, with the introduction of the additional switch S_7 , the null vector can be applied by S_7 alone, while all the other transistors are turned OFF. On the other hand, in the case of the traditional CSI, during the application of the three different null vectors, the instantaneous v_{cm} assumes the following voltage values: $v_u/2$, $v_v/2$, and $v_w/2$. In the case of the CSI7 solution, during the null vector configuration, the instantaneous v_{cm} is 0, thanks to the disconnection of the PV panels from the grid at the price of an increased number of commutation per cycle.

C. CSI Control Strategy

In order to extract the maximum available energy from the PV source, the output voltage of the PV string is controlled by an MPP tracker. Therefore, the first goal for assessing the performance of a PV CSI concerns its capability to operate in steady-state conditions under a large-input dc voltage variation. A steady-state condition with an almost constant input dc current, i_{DC} , can be obtained when the mean value of the voltage across the input inductor L_{DC} of the CSI is null. Since the injected grid current is always at the same frequency of the grid voltage and thanks to the symmetry of the grid generator, the evolution of the voltage across L_{DC} is the same for every SV sextant. The integral of $v_L(t)$ over a switching period T_s in sextant I of the SVM is shown as

$$\int_t^{t+T_s} v_L(t) dt = \int_t^{t+T_s} ((V_{DC} - v_{wu}(t))t_a + (V_{DC} - v_{vu}(t))t_b + V_{DC}t_z) dt = 0. \quad (4)$$

It is then possible to compute the voltage V_{DC} , which satisfies (II-C) obtaining a linear relationship between output voltage and the modulation index, as reported in [19].

This property is very important in order to limit the current ripple of I_{DC} , which shows only an harmonic at the switching frequency. Fig. 7 shows the relationship between the modulation index m and the V_{DC} at different power factor operation.




Fig. 7. Relation between the modulation index and the V_{DC} of the PV module.




Fig. 8. Schematic of the proposed control.

The CSI performance presented previously indicates the feasibility of the CSI to operate with a PV source, as the output voltage of the PV panel can be properly controlled by an MPPT algorithm.

Fig. 8 shows the proposed CSI control. The input voltage control loop employs a PI regulator, which provides the modulation index m_d , proportional to the active current injected into the grid. In other words, the amplitude of the ideal active current can be obtained as $I_d = m_d * I_{DC}$. The modulation index m_q can be fixed to zero or varied to further fine-tune the power factor of the CSI: in fact, the presence of the capacitance-inductive output filter determines reactive power absorption. However, the power factor control capability of the CSI7 converter is beyond the scope of the present paper. The modulation indexes m_α and m_β are computed by Park's transform and used as input of the SVM. The two indexes are used to determine the polar coordination of the current SV: module $m = \sqrt{m_\alpha^2 + m_\beta^2}$ and angle $\theta = \arctg \frac{m_\beta}{m_\alpha}$. Equation (5) shows the calculation of the normalized time intervals of the two active states which border the current SV, where θ_1 is the angle of the current SV referred to the active state vector placed in clockwise respect to it (see Fig. 2)

$$\begin{cases} d_a = 2/\sqrt{3} m \sin(\frac{\pi}{6} - \theta_1) \\ d_b = 2/\sqrt{3} m \sin(\frac{\pi}{6} + \theta_1). \end{cases} \quad (5)$$

III. NUMERICAL SIMULATIONS

The CSI7 topology and modulation control strategy was numerically modeled in MATLAB Simulink environment,

TABLE I
EXPERIMENTAL AND SIMULATION PARAMETERS

Name	Description	Value	Units
V_{DC}	DC voltage source	60	V
V_g	rms line-to-line grid voltage	230	V
f_g	grid frequency	50	Hz
f_s	switching frequency	10	kHz
t_{ov}	overlap time	2	μs
L_{DC}	input inductance	2	mH
L	AC filter inductance	1.4	mH
C	AC filter capacitance	1	μF
R_g	ground resistance	4.7	Ω




Fig. 9. Simulation results. Phase grid voltage and injected current (THD = 11.88%) in the case of the base PWM for the traditional CSI topology.

employing PLECS plug-in for the power converter stage. The simulated system incorporated a PV array and the power converter architecture shown in Fig. 1. The control of the CSI7 converter was implemented, as shown in Fig. 8; for simplicity, m_q was fixed to zero. The simulations were carried out in order to verify the effectiveness of the adopted SVM in terms of injected grid current distortion without the insertion of the parasitic equivalent capacitance C_{PV} . Table I summarizes the parameters used for simulations and following experimental results.

Fig. 9 shows the phase-injected grid current and voltage in the case of base PWM and traditional CSI solution. Figs. 10 and 11 show the waveforms of the injected grid currents with the alternated switch sequence, respectively, without the overlap compensation and without the change in the SV sequence for odd and even sextants. The lack of this sequence inversion determines an excitation of the output CL filter that involves an unacceptable injected current distortion. Fig. 12 shows the phase-injected grid current with the adopted SVM strategy: in this case, the waveform distortion is drastically reduced. It is important to stress that active damping techniques were used neither in simulations nor in the following experiments.

As stated before, by introducing the overlap time with S_7 in the alternate commutation sequence, S_7 is active during every turn-on and turn-off transient of the reverse-blocking switches (S_1 – S_6). As a consequence, all the commutations of S_1 – S_6 happen under zero current (ZCS), as the input dc current flows on




Fig. 10. Simulation results. Phase grid voltage and injected current (THD = 8.2%) in the case of the adopted SVM for the CSI7 topology without overlap compensation.




Fig. 11. Simulation results. Phase grid voltage and injected current (THD = 25%) in the case of the adopted SVM for the CSI7 topology without the inversion sequence.




Fig. 12. Simulation results. Phase grid voltage and injected current (THD = 4.4%) in the case of the adopted SVM for the CSI7 topology.

S_7 . Fig. 13 shows switch commutations inside the first sextant: as can be seen, S_7 is the only device operating with hard switching. The same considerations apply for all the other sextants. Furthermore, in order to avoid useless commutations, S_1 is kept constantly ON in the sextant, even during the null state (S_7 ON).

IV. EXPERIMENTAL RESULTS

A laboratory prototype was built to evaluate all the theoretical assumptions. A TMS320F28069 controller was used to




Fig. 13. First sextant operation: switching sequence and device currents of S_1 , S_4 , S_6 , and S_7 .




Fig. 14. Experimental test setup.

implement the SV modulations of the traditional CSI and of the CSI7. In addition to this, all the algorithms for the injection of electric power into the grid were implemented; only the MPPT algorithm was not developed since it is out of the scope of this paper.

The experimental setup is shown in Fig. 14. The CSI7 was connected to a variable dc voltage source. A three-phase transformer was connected between the grid and the outputs of CSI7. The neutral of the transformer secondary winding was connected to earth through the resistance R_g , which simulates the ground resistance of a three-phase grid. An equivalent capacitor simulates the parasitic capacitance to earth of PV panels, and it was connected between the ground and the negative pole of the dc voltage source. Through this equivalent capacitor and R_g , the ground leakage current of the PV system flows. A digital power analyzer PPA 5530 was used for harmonic analysis and efficiency measurements: The THD was measured by the same instrument and was computed from the series of the first 100 harmonics.

Table I summarizes the conditions of the experimental tests. The power switches used in the converter prototype are the commercial IGBT IHY15N120R3 1200 V 15 A. To further reduce conduction power losses, a SiC MOSFET can be used for S_7 . It is important to put in evidence that the power semiconductors were not chosen in order to maximize the efficiency. The measure of the efficiency should be mainly considered only




Fig. 15. Power board of the CSI7 laboratory prototype.




Fig. 16. Experimental results. Phase grid voltage (red trace, 50 V/div) and injected current (blue trace, 0.5 A/div, THD = 11%) in the case of the base SVM.

as performance comparison of different modulation strategies running on the same hardware.

Fig. 15 shows a picture of the power board of the laboratory prototype. The input inductor L_{DC} was split into two input inductors in order to obtain a better performance in terms of output common-mode voltage and, therefore, lower ground leakage current [1].

The first set of experiments was conducted in order to verify the effectiveness of the adopted SVM for CSI7 topology, in particular the overlap compensation and the alternated sequence in the odd and even sextants. In these first experiments, the equivalent parasitic capacitance C_{PV} was not inserted. The performance of the CSI7 solution was compared to the classic CSI topology driven by the base SVM: this represents the reference case. Fig. 16 shows the grid voltage and current corresponding to 348 W of the injected electric power. The THD of the injected current was measured to be equal to 11%.




Fig. 17. Experimental results. Phase grid voltage (red trace, 250 V/div) and injected current (blue trace, 0.5 A/div, THD = 8.9%) in the case of the adopted SVM for the CSI7 topology without overlap compensation.




Fig. 18. Experimental results. Phase grid voltage (red trace, 250 V/div) and injected current (blue trace, 0.5 A/div, THD = 11.5%) in the case of the adopted SVM for the CSI7 topology without the inversion sequence.

The effectiveness of the adopted SVM for the CSI7 topology was assessed through the following tests. For a fair comparison with respect to the previous reference case, the same value of the injected electric power was used, i.e., 348 W. Fig. 17 shows the SVM performance when the overlap compensation was not applied, while Fig. 18 shows the SVM performance when the inversion sequence was not applied. The THDs of the injected currents result 8.9% and 11.5%, respectively. Fig. 19 shows the performance of the complete SVM reaching a THD = 4.5%.

Eventually, Table III compares the THDs of simulation and experimental results in the same operating conditions. The only significant difference in the comparison is related to the use of the adopted (0A0B) PWM strategy without the inversion sequence; in this case, the presence of distributed/parasitic resistances in the system allows us to realize a passive damping




Fig. 19. Experimental results. Phase grid voltage (red trace, 50 V/div) and injected current (blue trace, 1 A/div, THD = 4.5%) in the case of the complete adopted SVM for the CSI7 topology.

TABLE II

EQUIVALENT PV PARASITIC CAPACITANCE VALUES FOR DIFFERENT SETS OF SIMULATIONS AND EXPERIMENTS

C_{PV} value	Description
0 nF	simulations, first set of experiments (SVM comparison)
220 nF	second set of experiments for CSI7 solution
22 nF	second set of experiments for traditional CSI solution

TABLE III

COMPARISON OF SIMULATION AND EXPERIMENTAL THDs

SVM Name	Simulation THD	Experimental THD
CSI 0AB	11.8%	11%
CSI7 0A0B no OV.	8.2%	8.9%
CSI7 0A0B no inv. seq.	25%	11.5%
CSI7 0A0B	4.4%	4.5%

for the output CL filter. Passive damping is not present in the simulation environment.

Fig. 20 shows the good dynamic response of CSI7 in the case of step variation of the injected grid current, obtained with a step variation of the modulation index m_d . With reference to Fig. 8, the test was conducted without the outer MPPT and V_{DC} control loop.

The second set of experiments was aimed at evaluating the ground leakage current issues, by comparing the CSI7 solution against the traditional CSI topology. Table II shows the three different values for the equivalent parasitic capacitance C_{PV} used in simulation and experiments.

Fig. 21 shows the ground leakage current and ground voltage across a 220-nF equivalent PV parasitic capacitance in the case of the CSI7 solution. Under these operating conditions, the resulting rms value of the ground leakage current is about 26 mA. Fig. 22 shows the ground leakage current and ground voltage across a 22-nF equivalent PV parasitic capacitance in the case




Fig. 20. Experimental results. Step variation of the injected grid current (blue trace, 1 A/div). The figure shows only one phase current and grid voltage.




Fig. 21. Experimental results. Ground voltage (50 V/div) and ground leakage current (100 mA/div) in the case of the CSI7 solution.




Fig. 22. Experimental results. Ground voltage (100 V/div) and ground leakage current (200 mA/div) in the case of the base SVM for the traditional CSI topology.




Fig. 23. Experimental results. Efficiency comparison between the CSI7 solution and the traditional CSI solution.

TABLE IV
COMPARISON AMONG SVM STRATEGIES

SVM	Conduction (null state)	Conduction (active state)	Hard Switch Commutations	Comm. ZCS
0AB (Basic CSI)	2 Transistors 2 Diodes	2 Transistors 2 Diodes	3	3
0AB (CSI7)	1 Transistor	2 Transistors 2 Diodes	3 (2xS7)	3
AB0BA (CSI7)	1 Transistor	2 Transistors 2 Diodes	4 (2xS7)	4
0A0B * (CSI7)	1 Transistor	2 Transistors 2 Diodes	4 (4xS7)	4

of the traditional CSI solution. As can be seen, even by reducing the parasitic equivalent capacitance by an order of magnitude, the resulting rms value of the ground leakage current exceeds 150 mA. In order to avoid damage to the converter prototype due to very high ground leakage current values, it was not possible to conduct this experiment with the same 220-nF equivalent PV parasitic capacitance.

Fig. 23 shows the experimental comparison efficiency of the CSI7 solution and the traditional CSI. This behavior was expected since in the case of a relatively small dc input voltage (see Table I), the time interval in which one leg is short circuited is predominant during every PWM period. The same figure also shows the efficiency of the CSI7 solution with an higher dc input voltage, $V_{DC} = 210$ V. Although the power semiconductor devices were not chosen for efficiency maximization, the overall efficiency results are almost acceptable for actual PV systems in this last case.

V. EVALUATION OF PWM STRATEGIES

A theoretical analysis of the switching losses was carried out by comparing three different SVM control strategies during one PWM cycle. Only a subset of the SVM control strategies was chosen among the ones available in the literature. The present work was focused on the alternated modulation sequence (0A0B) because of the benefits on output glitch elimination. Other high-efficiency commutation strategies exist, such as (AB0BA) that are aimed at reducing switching losses (e.g., in [14]). Table IV shows a comparison among different SVM strategies: the basic CSI topology with the basic SVM 0AB, the CSI7 topology with the basic SVM 0AB, the CSI7 topology with the proposed SVM 0A0B, and the CSI7 topology with the

SVM $AB0BA$. As can be seen, the introduction of S_7 obviously increases the converter efficiency for all the modulation strategies, because of the beneficial effect on the conduction losses during the null state.

Referring to Table IV, some observations can be made concerning commutation conditions during one PWM cycle. In particular, the presence of the overlap time combined with the reverse-blocking diodes characteristics of the CSI topology ensures certain conditions.

- 1) During a PWM period, when the SVM strategy involves the direct transition between two active states (-AB- or -BA-), one of the commutation happens under ZCS and the other is hard switching. This happens for all the SVMs.
- 2) For the basic CSI architecture (no S_7 present), the same applies when transitioning between a null state and an active state (or vice versa).
- 3) For the CSI7 architectures, all the transitions between a null state and an active state (and vice versa) happen with the reverse-blocking switches (S_1 – S_6) commutating under ZCS.

As can be seen from Table IV, the switching count is the same for $0A0B$ and $AB0BA$ sequences. With the adopted modulation ($0A0B$), switching losses are all allocated on S_7 . This can be disadvantageous if all the switches are identical. On the other hand, this can be advantageous to reduce switching losses if a SiC MOSFET is used for S_7 (as presented in [20]).

VI. CONCLUSION

This paper analyzed the performance of the modified three-phase CSI solution based on the introduction of a seventh switch along with the comparison of different SVM strategies. The effectiveness of the CSI7 topology and adopted SVM was compared against the traditional CSI solution by means of simulations and experiments.

This paper puts in evidence the benefits and the critical issues of CSI7 topology, which presents an additional power switch with respect to the traditional CSI solution. The additional switch S_7 can be a simple MOSFET or IGBT (without the reverse-blocking capability) if the power factor operation is reasonably close to unity. In the adopted SVM, the null output vector is obtained by switching on S_7 : the higher commutation count is counterbalanced by the benefits obtained. In fact, the CSI7 topology applied to dc/ac grid-connected systems with the proposed SVM is able to:

- 1) attenuate the excitation of the output CL filter of the CSI without the use of any passive or active damping solutions (reduction of injected grid current distortion);
- 2) reduce the common-mode voltage variations with respect to ground (leakage current reduction);
- 3) reduce the conduction power losses respect to the traditional six-switch CSI;
- 4) allow the commutations of S_1 – S_6 to happen under zero current (ZCS).

The experiments proved that the topology is feasible in wide power range string converter applications, all the way down to

a single-module converter. It is, however, more versed to high-power applications, as shown by measured efficiencies.

The experimental results showed the improvements of the CSI7 solution in terms of the injected current THD, while obviously the conversion efficiency is higher, thanks to seven switch. Finally, the lower excitation of the common-mode resonant circuit caused by the parasitic capacitance of PV panels with respect to the traditional CSI solution was demonstrated. This implies that under the same operating conditions and as shown in the experiments, the CSI7 architecture and adopted SVM are characterized by a lower ground leakage current. The power factor control capability of the CSI and its experimental validation will be the subject of future work.

REFERENCES

- [1] B. Sahan, S. Araujo, C. Noding, and P. Zacharias, "Comparative evaluation of three-phase current source inverters for grid interfacing of distributed and renewable energy systems," *IEEE Trans. Power Electron.*, vol. 26, no. 8, pp. 2304–2318, Aug. 2011.
- [2] A. Kavimandan and S. Das, "Control and protection strategy for a three-phase single-stage boost type grid-connected current source inverter for PV applications," in *Proc. IEEE Int. Conf. Ind. Technol.*, 2013, pp. 1722–1727.
- [3] B. Mirafzal, M. Saghaleini, and A. Kaviani, "An SVPWM-based switching pattern for stand-alone and grid-connected three-phase single-stage boost inverters," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1102–1111, Apr. 2011.
- [4] P. Dash and M. Kazerani, "Dynamic modeling and performance analysis of a grid-connected current-source inverter-based photovoltaic system," *IEEE Trans. Sustain. Energy*, vol. 2, no. 4, pp. 443–450, Oct. 2011.
- [5] S. Anand, S. Gundlapalli, and B. Fernandes, "Transformer-less grid feeding current source inverter for solar photovoltaic system," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5334–5344, Oct. 2014.
- [6] A. Shawky, A. Shier, M. Orabi, J. A. A. Qahouq, and M. Youssef, "A high efficiency single-stage current source inverter for photovoltaic applications," in *Proc. 35th Int. Telecommun. Energy Conf.*, Oct. 2013, pp. 1–6.
- [7] G. Migliazza, E. Lorenzani, F. Immovilli, and C. Bianchini, "Ground leakage current reduction in single-phase current source inverter topologies," in *Proc. 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, Oct. 2016, pp. 1–6.
- [8] B. Sahan, A. Vergara, N. Henze, A. Engler, and P. Zacharias, "A single-stage PV module integrated converter based on a low-power current-source inverter," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2602–2609, Jul. 2008.
- [9] F. Gao, P. C. Loh, F. Blaabjerg, and D. Vilathgamuwa, "Five-level current-source inverters with buck-boost and inductive-current balancing capabilities," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2613–2622, Aug. 2010.
- [10] P. Cossutta, M. Aguirre, A. Cao, S. Raffo, and M. Valla, "Single-stage fuel cell to grid interface with multilevel current-source inverters," *IEEE Trans. Ind. Electron.*, vol. 62, no. 8, pp. 5256–5264, Aug. 2015.
- [11] M. Aguirre, L. Calvino, and M. Valla, "Multilevel current-source inverter with FPGA control," *IEEE Trans. Ind. Electron.*, vol. 60, no. 1, pp. 3–10, Jan. 2013.
- [12] A. Bendre, I. Wallace, J. Nord, and G. Venkataramanan, "A current source PWM inverter with actively commutated SCRs," *IEEE Trans. Power Electron.*, vol. 17, no. 4, pp. 461–468, Jul. 2002.
- [13] T. Nussbaumer, M. Baumann, and J. W. Kolar, "Comprehensive design of a three-phase three-switch buck-type PWM rectifier," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 551–562, Mar. 2007.
- [14] A. Stupar, T. Friedli, J. Minibock, and J. W. Kolar, "Towards a 99% efficient three-phase buck-type PFC rectifier for 400-V dc distribution systems," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1732–1744, Apr. 2012.
- [15] F. Xu, B. Guo, Z. Xu, L. M. Tolbert, F. Wang, and B. J. Blalock, "SiC based current source rectifier paralleling and circulating current suppression," in *Proc. 28th Annu. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2013, pp. 402–409.
- [16] X. Guo, D. Xu, and B. Wu, "Four-leg current source inverter with a new space vector modulation for common-mode voltage suppression," *IEEE Trans. Ind. Electron.*, vol. 62, no. 10, pp. 6003–6007, Oct. 2015.

- [17] X. Guo and X. Jia, "Hardware-based cascaded topology and modulation strategy with leakage current reduction for transformerless PV systems," *IEEE Trans. Ind. Electron.*, vol. 63, no. 12, pp. 7823–7832, Dec. 2016.
- [18] S. Anand, S. Gundlapalli, and B. Fernandes, "Transformer-less grid feeding current source inverter for solar photovoltaic system," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5334–5344, Oct. 2014.
- [19] E. Lorenzani, F. Immovilli, C. Bianchini, and A. Bellini, "Performance analysis of a modified current source inverter for photovoltaic microinverter applications," in *Proc. 39th Annu. Conf. IEEE Ind. Electron. Soc.*, Nov. 2013, pp. 1809–1814.
- [20] W. Wang, F. Gao, and S. Rui, "Operation and modulation of H7 current source inverter with hybrid SiC and Si semiconductor switches," in *Proc. 9th Int. Conf. Power Electron. ECCE Asia*, Jun. 2015, pp. 135–141.
- [21] M. Mohr and F. Fuchs, "Comparison of three phase current source inverters and voltage source inverters linked with dc to dc boost converters for fuel cell generation systems," in *Proc. Eur. Conf. Power Electron. Appl.*, 2005, p. 10.
- [22] D. C. Pham, S. Huang, and K. Huang, "Modeling and simulation of current source inverters with space vector modulation," in *Proc. Int. Conf. Elect. Mach. Syst.*, 2010, pp. 320–325.
- [23] J. Espinoza and G. Joos, "Current-source converter on-line pattern generator switching frequency minimization," *IEEE Trans. Ind. Electron.*, vol. 44, no. 2, pp. 198–206, Apr. 1997.
- [24] T. Halkosaari and H. Tuusa, "Optimal vector modulation of a PWM current source converter according to minimal switching losses," in *Proc. 31st Annu. IEEE Power Electron. Spec. Conf.*, 2000, vol. 1, pp. 127–132.
- [25] D. Zmood and D. Holmes, "Improved voltage regulation for current-source inverters," *IEEE Trans. Ind. Appl.*, vol. 37, no. 4, pp. 1028–1036, Jul./Aug. 2001.
- [26] A. Morsy, S. Ahmed, P. Enjeti, and A. Massoud, "An active damping technique for a current source inverter employing a virtual negative inductance," in *Proc. 25th Annu. IEEE Appl. Power Electron. Conf.*, 2010, pp. 63–67.
- [27] G. Buticchi, D. Barater, E. Lorenzani, and G. Franceschini, "Digital control of actual grid-connected converters for ground leakage current reduction in PV transformerless systems," *IEEE Trans. Ind. Informat.*, vol. 8, no. 3, pp. 563–572, Aug. 2012.



Emilio Lorenzani (S'03–M'07) was born in Parma, Italy, in 1976. He received the M.S. degree in electronic engineering in 2002 and the Ph.D. degree in information technologies in 2006, both from the University of Parma, Parma.

Since 2011, he has been with the Department of Science and Engineering Methods, University of Modena and Reggio Emilia, Reggio Emilia, Italy, where he is currently an Associate Professor of electric machines and drives. He has authored or coauthored more than 50 technical


papers. He holds five industrial patents. His research activity is mainly focused on power electronics for renewable energy resources, electric drives, and electric motor diagnostics.



Fabio Immovilli (S'08–M'11) was born in Italy on March 11, 1981. He received the M.S. and Ph.D. degrees in mechatronic engineering from the University of Modena and Reggio Emilia, Reggio Emilia, Italy, in 2006 and 2011, respectively.

In 2009, he was a Visiting Scholar at the Power Electronics, Machines and Control Group, University of Nottingham, Nottingham, U.K. In 2011, he joined the University of Modena and Reggio Emilia as a Research Fellow in electric

converters, machines and drives in the Department of Sciences and Methods of Engineering. He holds two international industrial patents. His research interests include electric machine diagnosis, power converters, machines for energy conversion from renewable energy sources, and thermoacoustics.



Giovanni Migliazza was born in Catanzaro, Italy, in 1987. He received the Graduate degree in mechatronic engineering in 2014 from the University of Modena and Reggio Emilia, Reggio Emilia, Italy, where he is currently working toward the Ph.D. degree.

His research interests include power electronics, converters, and electric drives.



Matteo Frigieri was born in Sassuolo, Italy, in 1989. He received the bachelor's and master's degrees in mechatronic engineering from the University of Modena and Reggio Emilia, Reggio Emilia, Italy, in 2011 and 2014, respectively.

He is currently a Hardware and Firmware Developer at Raw Power SRL, Reggio Emilia. His research interests include power electronics and drives.



Claudio Bianchini (S'08–M'10) was born in Italy on September 9, 1974. He received the M.S. degree in management engineering in 2002, the S.B. degree in mechatronics in 2006, and the Ph.D. degree in mechatronic engineering in 2010, all from the University of Modena and Reggio Emilia, Reggio Emilia, Italy.

In 2008, he was an Honorary Scholar at the University of Wisconsin–Madison, Madison, WI, USA. In 2010, he joined the University of Modena and Reggio Emilia, Reggio Emilia, Italy, as

a Research Fellow in electric converters, machines and drives in the Department of Sciences and Methods of Engineering. He holds two international patents. His research interests include electric machines and drives and static power conversion for renewable energy.



Matteo Davoli was born in Reggio Emilia, Italy, in 1987. He received the bachelor's and master's degrees in mechatronic engineering in 2010 and 2013, respectively, from the University of Modena and Reggio Emilia, Reggio Emilia, where he has been working toward the Ph.D. degree in industrial innovation engineering in the Department of Science and Methods for Engineering since 2014.

His research interests include power electronics, electric machines, and drives.